

# SYNCHRONIZATION TIMING CORRECTING CIRCUIT AND METHOD

## FIELD OF THE INVENTION

The present invention relates to a mobile communication system which uses a Wide-band Code division Multiple Access (hereinafter, referred to as a W-CDMA) technique, and in particular to a synchronization timing correcting circuit for correcting a synchronization timing of a base station which has been captured once and a method therefor.

## BACKGROUND OF THE INVENTION

In recent years, as a communication system used in a mobile communication system, attention is paid to a CDMA communication system which is less subject to interference or obstruction. This CDMA system is a system where a user signal to be transmitted is transmitted in a spread manner as a spreading signal on a transmission side and inverse-spreading is performed by using the same spreading code as the spreading signal to obtain the original user signal on a reception side. For this reason, in the CDMA system, unless synchronization in phase between the spreading code sequences of the transmission side and the reception side is achieved, the inverse-spreading can not be preformed on the reception side.

From the above reason, in the CDMA system, a frequency control is performed by using a auto-frequency control (hereinafter, referred to as "AFC") in order to conform the synchronization frequency of the mobile station with the synchronization frequency of the base station. However, the reference frequency etc. of the

base station and the mobile station vary depending on time elapse, temperature change or the like. Therefore, the control for capturing the synchronization of the base station using the AFC is performed in a two-stage manner. That is, two stages of an initial synchronization timing capture (searching) for capturing the synchronization timing of the base station and a synchronization timing correcting (tracking) for correcting the synchronization timing which has been capturing once are performed separately.

Fig. 1 is a block diagram showing a CDMA receiving apparatus provided with a conventional synchronization timing correcting circuit. This CDMA apparatus comprises a radio receiving section 101, an A/D converter 102, an AFC section 103, an input signal processing timing control section 504, 64 correlating devices 105<sub>1</sub> to 105<sub>64</sub>, and a synchronization timing detecting section 506.

The radio receiving section 101 demodulates a radio signal received via an antenna to convert it to a base band signal.

The A/D converter 102 converts the base band signal from the radio receiving section 101 to a digital signal by sampling the base band signal at a sampling rate of N times a chip rate.

Th AFC section 103 is input with the digital signal from the A/D converter 102 to perform capturing a synchronization timing. Then, the AFC section 103 outputs the information about the obtained synchronization timing to the input signal processing timing control section 504.

The input signal processing timing control section 504 controls a processing timing of signals from the A/D converter 102 and generates signals from the signals from the A/D converter 102

within the range of  $\pm 32$  clocks about a central frequency of a synchronization timing captured by the AFC section 103 to output the generated signals into the correlation devices 105<sub>1</sub> to 105<sub>64</sub>, respectively.

5       The sixty-four correlating devices 105<sub>1</sub> to 105<sub>64</sub> perform correlation value calculations between the signals whose timings are in the range of  $\pm 32$  clocks about the central frequency and which are outputted from the input signal processing timing control section 504 and predetermined spreading codes, respectively. The number of samplings corresponding to this 64 clocks is called "window width". That is, the window means a range where the synchronization timing captured once is monitored.

Fig. 2 is a diagram showing that the window width controlled by the input signal processing timing control section 504 is a window of 64 clocks. As shown in Fig. 2, correlation calculations between signals within the range of  $\pm 32$  chips about the central frequency and the spreading codes are preformed. Then, an image of correlation values obtained from the correlating devices 105<sub>1</sub> to 105<sub>64</sub> is shown in Fig. 3.

20       The synchronization timing detecting section 506 outputs synchronization timing information for transmitting a timing (a correlation value maximum timing) from which the correlation value of the maximum value among the correlation values outputted from the correlating devices 105<sub>1</sub> to 105<sub>64</sub> is obtained to the next stage as a synchronization timing. In the next stage, such a processing as an inverse-spreading or despreading process is performed on the basis of this synchronization timing information.

In this conventional synchronization timing correcting

0035192.013402

circuit, the reason why the window width is set to the 64 clocks is for obtaining the correlation values in all the timings which can be taken within the range of the maximum error where frequency deviation may occur. Specifically, the window width is set according to the following calculation.

For example, in a case that the longest operation time for which data is captured is 2048 frames (= 20 seconds), it is assumed that the maximum error of 0.1ppm occurs even when the AFC is locked. When one frame comprises 15 time slots, one time slot comprises 10 symbols, a spreading rate is 256, and over-sampling of four times is used, the maximum error shift to be estimated becomes  $4 \times 256 \times 10 \times 15 \times 2048 \times (0.1 \times 10^{-6}) = 31.5$  clocks. Therefore, when the number of samplings is small, or the window width is narrow, there is a possibility that a normal reception can not be achieved. Accordingly, in the conventional synchronization timing correcting circuit, the window width is set to 64 clocks in order to obtain all the correlation values in the range of  $\pm 64$  clocks about the central frequency. Incidentally, since the range of the maximum error where a frequency shift occurs varies according to differences in the maximum error in the state that the AFC section has been locked, the number of time slots per frame, the number of over-samplings, the spreading rate or the like, the window width required is not fixed to 64 clocks but it varies.

As explained above, in the conventional synchronization timing correcting circuit, such a configuration is employed that the frequency shift due to the error of the AFC is predicted in advance, the correlation values about all the timings (the window of the central frequency  $\pm 64$  clocks) which may be taken within

the range of the maximum error where the frequency shift may occur is obtained so that at timing where the maximum correlation value can be obtained is selected from the timings as a synchronization timing.

For this reason, in a case that a circuit scale per one of the correlating devices  $105_1$  to  $105_{64}$  is 10K gates, the circuit scale of 10K gates  $\times$  64 = 640K gates is required in the conventional synchronization timing correcting circuit. Also, since it is necessary to perform calculation processing in the respective correlating devices  $105_1$  to  $105_{64}$ , the amount of calculation processing is increased according to increase in window width.

In the conventional synchronization timing correcting circuit, there is a problem that the circuit scale and the amount of calculation processing are increased because correlating devices of the number corresponding to the window width determined in view of the maximum frequency deviation is required.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide a synchronization timing correcting circuit where a window width required can be set to be narrower, and the circuit scale and the amount of calculation processing can be reduced by decreasing the number of correlating devices.

In order to achieve the above object, according to an aspect of the present invention, there is provided a synchronization timing correcting circuit for correcting a synchronization timing of a base station which has been once captured, comprising: an input signal processing timing control section which has window moving

means for, on the basis of a window position changing signal for instructing a change of a frequency central value of a window defining a range for monitoring a synchronization timing which has been once captured, changing the frequency central value of the window, and which produces signals within the window about the frequency central value set by the window moving means from a signal received from a base station;

a plurality of correlating devices which perform correlation values between the signals produced by the input signal processing timing control section and predetermined spreading codes, respectively; and

a synchronization timing detecting section which has deviation amount judging means for detecting a deviation amount and a deviation direction of a frequency central value of a window set currently from a synchronization timing which is a timing at which the correlation value becomes maximum by comparing the respective correlation values with one another to determine a movement amount of the central frequency of the window to be moved on the basis of the deviation amount and the deviation direction, and outputting the movement amount determined to the window moving means as the window position changing signal.

Also, the deviation amount judging means is configured so as to take an average value of a fixed period between the frequency central value set currently and the synchronization timing and change the frequency central value of the window when the average value exceeds a predetermined reference value.

Also, the deviation amount judging means may be configured so as to calculate a judgement value  $Y(n)$  using a calculation

equation

$$Y(n) = Z \times Y(n-1) + (1 - Z) \times T,$$

where  $Y(n)$  is a judgement value which is a criterion about whether or not a frequency central value of a window should be changed,  $Y(n-1)$  is the previous judgement value,  $T$  is the deviation amount detected, and  $Z$  is a calculation coefficient having a value larger than 0 and smaller than 1, and change the frequency central value of the window when the judgement value  $Y(n)$  exceeds a predetermined reference value.

Further, the deviation amount judging means may move the frequency central value of the window by one clock or may move it by the deviation amount detected.

According to the invention, when the correlation value maximum timing due to AFC error moves or shifts from the central frequency, the position of the window itself is moved or shifted to correspond to the movement of the correlation value maximum timing so that it is made possible to capture the correlation value maximum timing without the correlation value maximum timing deviating from the window. Accordingly, the window width required can be set to be narrower and the number of correlating devices required can be reduced, thereby reducing a circuit scale and the amount of calculation processing.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing a CDMA receiver provided with a conventional synchronization timing correcting circuit;

Fig. 2 is a diagram showing a window whose window width is 64 clocks, which is controlled by an input signal processing timing

control section 504;

Fig. 3 is a diagram showing an image of correlation values obtained by correlating devices 105<sub>1</sub> to 105<sub>64</sub>;

Fig. 4 is a block diagram showing a configuration of a CDMA receiver provided with a synchronization timing correcting circuit of a first embodiment of the present invention;

Fig. 5 is a flowchart showing an operation of the synchronization timing correcting circuit of the first embodiment of the present invention;

Fig. 6A and 6B are diagrams showing a timing correcting method when a correlating value maximum timing is moved towards (+side) within a window relative to a central frequency; and

Fig. 7A and 7B are diagrams showing a timing correcting method when a correlating value maximum timing is moved towards (-side) within a window relative to a central frequency.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Next, embodiments of the present invention will be explained with reference to the drawings.

(First Embodiment)

Fig. 4 is a block diagram showing a configuration of a CDMA receiver provided with a synchronization timing correcting circuit of a first embodiment of the present invention. In Fig. 4, the same constituent elements or parts as those in Fig. 1 are attached with the same reference numerals as those in Fig. 1 and explanation thereof will be omitted.

A synchronization timing correcting circuit of this embodiment comprises an input signal processing timing control



section 104 provided with window moving means 107, correlating devices 105<sub>1</sub> to 105<sub>8</sub>, and a synchronization timing detecting section 106 provided with deviation amount judging means 108.

The deviation amount judging means 108 detects a deviation amount and a deviation direction of a frequency central value set currently from a synchronization timing (synchronization value maximum timing) at which the maximum correlation value can be obtained by comparing correlation values from the respective correlating devices 105<sub>1</sub> to 105<sub>8</sub> with one another, determines a movement amount of the central frequency of the window on the basis of the deviation amount and the deviation direction, and outputs the movement amount determined to the window moving means 107 in the input signal processing timing control section 104. Here, the deviation amount judging means 108 detects the timing at which the correlation value becomes the maximum by comparing the correlation values from the respective correlating devices 105<sub>1</sub> to 105<sub>8</sub> with one another, averages differences between the current central frequency and the synchronization timing for a fixed period and judges the deviation amount and the deviation direction on the basis of the averaged value. Then, when the deviation amount exceeds a predetermined reference value, the position of the window is changed.

For example, when the average of the deviation amount over one frame section is obtained, the deviation amounts of fifteen time slots, namely the deviation amounts of fifteen timings are averaged. For example, in a case that the respective deviation amounts of 15 time slots are 2, 1, 2, 1, 0, 2, 3, 2, 2, 3, 4, 3, 3, 2 and 3, the average of these deviation amounts becomes 2.2.

Then, when the reference value for judging whether or not the position of the window should be changed is one clock, the deviation amount judging means 108 performs change of the window position.

In this case, the deviation amount judging means 108 may be configured to move the central frequency of the window by two clocks corresponding to the obtained deviation amount or move it by one clock per one change or one movement.

The window moving means 107 performs change of the frequency central value of the window on the basis of a window position changing signal from the deviation amount judging means 108.

The input signal processing control section 104 does not set the synchronization timing captured by the AFC section 103 as a central frequency but produces signals within a range of  $\pm 4$  clocks about the central frequency set by the window moving means to output them to the correlating devices 105<sub>1</sub> to 105<sub>8</sub>.

Next, operation of the synchronization timing correcting circuit of the present invention will be explained with reference to a flowchart in Fig. 5.

First, the AFC section 103 is input with a digital signal from the A/D converter 102 to capture a synchronization timing and output the captured synchronization timing into the input signal processing timing control section 504 (Step 201). Next, the window moving means 107 sets the central frequency of the synchronization timing captured by the AFC section 103 as the central frequency, and the input signal processing timing control section 104 outputs signals within the range of  $\pm 4$  clocks about the central frequency to the correlating devices 105<sub>1</sub> to 105<sub>8</sub>, respectively. Then, the respective correlating devices 105<sub>1</sub> to 105<sub>8</sub> perform respective

10035192.010402

correlation calculations to calculate correlation values (Step 202).

Next, in the deviation amount judging means 108 in the synchronization timing detecting section 106, a synchronization timing at which the correlation value becomes the maximum is detected on the basis of the respective correlation values from the correlating devices 105<sub>1</sub> to 105<sub>8</sub>, and the synchronization timing is outputted to the window moving means 107 as a window position changing signal (Step 203). Then, in the window moving means 107, the frequency central value in the window is changed on the basis of the window position changing signal from the deviation amount judging means 108 (Step 204). Also, the synchronization timing information obtained from the synchronization timing detecting section 106 is sent to a circuit of the next stage, where such a processing as an inverse-spreading processing is performed using the synchronization timing information (Step 205).

Even when processing of Steps 202 to 205 is repeated using the central frequency which has been changed in Step 204 so that an error occurs in the AFC and the correlation value maximum timing moves, the position of the window itself is shifted along the direction in which the correlation value maximum timing moves so that the frequency shift due to an error in AFC or the like can be absorbed even when the window width is narrow.

A timing correcting method when the correlation value maximum timing is moved towards (+side) within the window relative to the central frequency is shown in Figs 6A and 6B. In a case that it is judged from the judgement result in the deviation amount judging means 108 in the synchronization timing detecting section 106 shown

in Fig. 4 that the correlation value maximum timing has been deviated towards +side from the central frequency, a window position changing signal is transmitted to the window moving means 107 of the input signal processing timing control section 104 so that the frequency central value of the window is changed to +direction.

A timing correcting method when the correlation value maximum timing is moved towards (-side) within the window relative to the central frequency is shown in Figs 7A and 7B. In a case that it is judged from the judgement result in the deviation amount judging means 108 in the synchronization timing detecting section 106 shown in Fig. 4 that the correlation value maximum timing has been deviated towards -side from the central frequency, a window position changing signal is transmitted to the window moving means 107 of the input signal processing timing control section 104 so that the frequency central value of the window is changed to - direction.

In the conventional synchronization timing correcting circuit, for example, in a case that an AFC error occurs in the range of  $\pm 32$  clocks about the central frequency, the window width = 64 clocks is required, also, 64 correlating devices is required. According to the synchronization timing correcting circuit of this embodiment, for example, even in a case that the window width = 8 clocks is set, when the correlation value maximum timing moves due to an AFC error from the central frequency, the position of the window (frequency central value) itself is moved so as to correspond to the movement of the correlation value maximum timing so that it is made possible to continue capturing of the correlation

value maximum timing while the correlation value maximum timing is being prevented from moving out of the window.

In comparison of a circuit scale in this case, in a case that the circuit scale per one of the correlating devices 105<sub>1</sub> to 105<sub>4</sub> is 10K gates, a circuit scale of 10K gates  $\times$  64 = 640K gates is required in the conventional synchronization timing correcting circuit, but a circuit scale required in the synchronization timing correcting circuit of this embodiment is only 10K gates  $\times$  8 = 80K gates, which results in reduction of 560 K gates.

Also, since pieces of the correlating device outputs must be processed in a calculating manner, respectively, the calculation processing is increased according to increase in window width. However, since it is made possible to set the window width to be narrow, an amount of calculation processing can be reduced. Furthermore, as mentioned above, because the circuit scale and the amount of calculation processing can be reduced, reduction in power consumption can be achieved.

(Second Embodiment)

Next, a synchronization timing correcting circuit of a second embodiment of the invention will be explained. The synchronization timing correcting circuit of this embodiment has almost the same configuration as that of the first embodiment, but both the synchronization timing circuit are different in a judging method for judging the deviation amount in the deviation amount judging means 108.

The deviation amount judging method in the synchronization timing correcting circuit of this embodiment will be explained below.

In the deviation amount judging method of this embodiment, the judgement value  $Y(n)$  which is a criterion about whether the frequency central value of the window should be changed is calculated on the basis of the following equation (1), and when the judgement value  $Y(n)$  exceeds a predetermined reference value, the frequency central value of the window is changed.

$$Y(n) = Z \times Y(n-1) + (1-Z) \times T \quad (1)$$

,where  $Y(n)$  is a judgement value of this time,  $Y(n-1)$  is a judgement value of the previous time, and  $T$  is a deviation amount detected.

Also,  $Z$  is a calculation coefficient, which is a value meeting

$$Z = \text{calculation coefficient } (0.0 < Z < 1.0)$$

In this embodiment, assuming that an initial value  $Y(0)$  of the judgement value is 0, the deviation amount is 1, 2, 3, 4..., and  $Z = 0.6$ ,

$$Y(1) = 0.6 \times Y(0) (= 0) + 0.4 \times 1 = 0.4$$

$$Y(2) = 0.6 \times Y(1) (= 0.4) + 0.4 \times 2 = 1.04$$

$$Y(3) = 0.6 \times Y(1) (= 1.04) + 0.4 \times 3 = 1.824$$

$$Y(4) = 0.6 \times Y(1) (= 1.824) + 0.4 \times 4 \doteq 2.694$$

Then, when the judgement value  $Y(n)$  exceeds the predetermined reference value, the frequency central value of the window is changed like the first embodiment. Incidentally, even in this embodiment, the window position may be shifted once by only  $\pm 1$  clock unit, or it may be shifted at once by the number of clocks corresponding to the deviation amount.

In this embodiment, by making judgement of the deviation amount using the above equations, even when a large deviation amount occurs due to any noise or the like, the judgement value can be prevented from increasing urgently, thereby preventing erroneous

shifting of the window position.

In the above first and second embodiments, the case where the window width is set to 8 clocks has been explained, but the present invention is not limited to this window width. Even when  
5 the window width is set to another value, the present invention is applicable to such a window width.

Although the invention has been described with respect to specific embodiment for complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modification and alternative constructions that may be occurred to one skilled in the art which fairly fall within the basic teaching herein set forth.

2010-02-01 03:10:10